Indian Journal of Data Communication and Networking (IJDCN)
ISSN: 2582-760X (Online), Volume-2 Issue-6, October 2022

Novel NOC Architecture for Designing and Implementing a Low Power Router using FPGA

Geethanjali N, Rekha K. R

***Abstract*: *The NOC architecture assumes critical detail at the same time as making plans correspondence frameworks to machine on chip. A noc engineering is higher-excellent over commonplace shipping, common delivery plan then crossbar interconnection layout intended for a on chip businesses. Improve a nice of provider, Throughput, Congestion and state of being inactive in a NoC, The proposed engineering steadily set up itself concerning device modules, as an instance, package deal based, transfer and statistics parcel size with the aid of various the states of correspondence additionally it is necessity at a run time. Within a network on Chip remained making use of stretched out XY calculation to development execution of correspondence. Proposed configuration work evades a halt then information misfortune in a manner with a assistance of this plan. It is able to accomplish low idleness with excessive statistics thru put. Inside this paper we are getting a beyond strategy and a proceed toward a dynamic reconfigurable transfer in a community on Chip without affecting SoC functionality. Reconfigurable VLSI engineering designed for a switch is a number one answer for a correspondence interface nature of management go adaptability of enterprise, value of chip. 2 The plan is created utilizing verilog HDL language and tried on modelsim to the useful rightness. An layout is created has to conquer a portion of the crucial systems administration issues like prevent and stay bolts. It is moreover executed and attempted on maximum latest Xilinx FPGA for the real execution. This paper affords the particular. Analysis and selection inside the dynamic reconfigurable router in a network on Chip*

Keywords*: *FPGA, X Y Algorithm, IP core, Router, NOC, On Chip Network.

I. INTRODUCTION

As everybody knows, advancements in semiconductor innovation have made complex enormous scope System-on-Chip (SoCs) plan accessible. For the most part, in a System-on-Chip, interconnection between various Intellectual Property (IP) centers is accomplished by methods for shared transport structures. Nonetheless, presently adays each new SoC age coordinates additional handling components (PE), new highlights and all the more new functionalities.

Manuscript received on 15 September 2022 | Revised Manuscript received on 30 September 2022 | Manuscript Accepted on 15 October 2022 | Manuscript published on 30 October 2022.

***** Correspondence Author (s)

Geethanjali. N*, Assistant Professor, Department of Electronics and Communication, Dr Ambedkar Institute of Technology, Bangalore (Karnataka), India. E-mail: geethanjaligowda167@gmail.com

Dr. Rekha K. R, Professor, Department of Electrical Communication Engineering, SJBIT, Bengaluru (Karnataka), India. Email: rekha.sjbit@gmail.com

With this expanding intricacy, the framework possibly needs incredibly high ability in calculation and correspondence. Thus, clearly we can't keep on utilizing shared transport structures, which will influence execution of the general framework. Additionally, they can't present a versatile answer for existing issues in the correspondence. To tackle these issues, on-chip highlight point circulated interconnection organizations or Networks on a Chip have been proposed. In contrast to the common transport structures, the key specialized technique in NoC. Design is to carry out interconnections of various IP centers utilizing on chip bundle exchanged NOC. NoCs are fundamentally contains three significant parts: Routers, Network Interfaces (NI) and Links. In Network, Routers are the significant part in Network and it goes before exchanging components that are answerable for sending information parcels starting with one switch then onto the next switch utilizing Different steering Algorithms. Connections are goes about as wires and it interfaces between various switches, and they are generally bidirectional. Organization Interfaces are the covering between the switch and handling component (PE). They have two distinctive correspondence activities. First and foremost, NIs can gather the information from all various types of components that are joined to them, bundle size, add the header information, source and objective location and tail information and send the prepared parcel into the connected switch. Also, they get the bundles from the connected switch.

The kind of days there may be a huge growth in a requests for noc primarily based engineering as they're efficiently related to quantities of a processors shaping many center processor framework if you need to be faster in a performing mission even as contrasted with unmarried center processor framework. NOC has aadditionally become well known as a result in their similarity and smooth to make use of structure which is very muddled for unique methods like worldwide sha-crimson transport technique. The number one thing that affects one-of-a-kind limitations of noc like power productivity, execution, location, dormancy and so forth is the way wherein the hubs are characterised and are installed noc engineering for processor institutions. Because of the plan effortlessness and conventional make use of 2d pass phase geography is the best that is maximum normally utilized for developing noc. Be that as it could, due to immoderate growing in rush hour gridlock after which a few and further center getting related to the noc second skip segment geography is getting hard threat to defeat of the vast problems.

For instance to be an efficaciously planned ping software program which goals a correspondence from one middle to different which is not associated with contiguous hub this makes a processor to head about as a directing processor to installation a static interconnection engineering and transitional switch as particular transfer based totally completely noc. Within the gift condition the stress utilization of the overall noc will increment concurrently inertness will likewise pass excessive bringing approximately enormous deferral in conveyance of the parcel at the predefined processor that is due to the extended numbers Of switches and directing processors. In one of akind utilization of homogenous mul-tiprocessors correspondence is often normally restricted this provide ascent to new difficulty of close by planning blockage. Formerly referred to problem has a capacity association, definitely growing the sort of establishments with the hubs. This could now not just beat the problem but it's going to likewise deal 4 with a crucial problem of high force utilization with multiplied location use. An idea for us to accumulate each different layout for the hub with more quantities of close by associations and construct some different flow phase community the usage of similar hubs.

The primary goal of a current effort is to overcome to plan a different arrangement on switching switching in a NoC's .This switch contains different segments likeArbiters, FIFOs and so on; Center is to plan parts for the low force, low territory and elite. proposed in the paper dependent on recently created dynamic reconfigurable switch . Also a total advancement a switch contains different parts like FIFOs, Arbiters and so on; the center is to plan segments for the low force, low zone and elite. Third To configuration depends on basic crossbar exchanging steering and finally to a total improvement a NoC engineering on FPGA utilizing redid XY directing calculation utilizing the proposed hub and furthermore executed plan to defeat halt causing blockage in the organization. This part likewise has reenactment results and tables to show the examination.

II. LITERATURE SURVEY

In this paper presents a design investigation of an adaptable framework level interconnection format. We clarify why the common transport, which is the present prevailing format, won't meet the exhibition prerequisites of the upcoming frameworks. We present an elective interconnection through exchanging networks. This innovation begins in equal registering, but at the same time is appropriate for heterogeneous correspondence between inserted processors and addresses large numbers of the profound submicron combination issues. We examine the need and the approaches to offer undeniable level types of assistance on top of the uncovered organization parcel convention, for example, dataflow and address-space correspondence administrations. In the end we present our first outcomes on the expense/execution evaluation of an incorporated exchanging network [1]. Another worldview to help the correspondence among modules powerfully positioned on a reconfigurable gadget at runtime is introduced. In view of the organization on chip (NoC) foundation, we built up a powerful correspondence frame- 5 work just as steering techniques fit to deal with directing in a NoC with hindrances made by progressively positioned segments. We demonstrate the unlimited reachability of a segments and pin, the stop freeness and we at last show the possibility of our methodology by implies on genuine model applications [2]. On account of their layered procedure, NOC are promising correspondence spine in a field of a composite logically reconfigurable structures. This work focuses paper on FPGA configuration based on the fixed planned NOC's with extra verifiable range for coordinating supplies. Maybe than doing the interconnection of the On chip is insisted to evolve the resources in process, On the top of a this designing, financially savvy statically and logically reconfigurable systems can be amassed. A possibility of FPGA technique is involved for a hypothetical System C model. This model completes a NOC just as awards a tile based one of a kind reconfiguration. It is showed up, that this strategy moves the assessment on working structure support for dynamic reconfiguration in another way [3]. The scaling of central processor innovations has empowered huge scope frameworks on chip. Organization on Chip (NOC) survey tends to worldwide correspondence in SOC, including (I) a change from calculation driven to a correspondence driven plan and (ii) the execution of versatile correspondence structures. This study presents a point of view on a existing of a NoC research. We characterize a accompanying reflections: framework, Network connector, organization, and connection to clarify and to structure the major ideas. To begin with, research identifying with the real organization configuration is explored. At that point framework level plan and demonstrating are talked about. We additionally assess execution investigation procedures. The exploration deals to a NoC establishes a consolidation of latest things to pursue with in a chip correspondence as opposed to an express new alternative [4]. A central target in the plan of an organization on-chip is to limit its zone and force utilization while keeping the presentation necessities at satisfactory levels. The compromises associated with the interaction rely upon the objective innovation, ASIC or FPGA. This paper presents a novel plan way to deal with alter the switches in an organization on-chip for reconfigurable frameworks. All the more explicitly, given a geography and the traffic prerequisites, the plan interaction naturally finds the design of every switch, changing the size of the cradles and the setup of the switch framework, to such an extent that the general zone and execution are expanded. The outcomes demonstrate that the proposed calculation can give altogether better arrangements contrasted with the uniform switch plan, which is commonly used [5]. NoC has been perceived as worldview to settle framework on a chip (SOC) plan difficulties. A steering calculation is one of a key investigates of NoC plan. X Y steering calculation, which is of a sort of disseminated deterministic directing calculations, is easy to executed. Odd-even directing calculation, whose execution is mind boggling, is such a dispersed versatile steering calculations with halt free capacity.

We exhibit the two directing calculations in subtleties from the start. XY directing calculation and OE steering calculation are then reenacted and looked at dependent on a 3times3 cross section geography NoC witha NIRGAM test system. The reproduction results show that Odd-even steering calculation, whose P boundary equivalents to 1.09, expands P boundary significantly when contrasted with XY directing calculation, whose P boundary equivalents to 0.86, in a 2- measurement 3times3 lattice geography NoC, with consistent piece rate (CBR) traffic state of each tail [6].

The FPGA is established the configuration of switch in NOC real time to be contributed in current trend . Plan section of a contribute switch is to finished utilizing Verilog HDL . Switch planned in a current work has a four channels (in particular, west, east, north , south and crossbar switch. Each direct comprises of First in First out that supports and multiplexers. FIFO cushions be utilized to store a information and to info with yield of a information are controlled utilizing multiplexers. Right off the bat, south channel is planned which incorporates a plan of multiplexers and FIFO. From that point forward, crossbar switch ,multiplexers with other three channels are planned. This load of planned channels, FIFO cradles, along with crossbar switches are incorporated to shape the total switch design. A Proposed configuration is reproduced utilizing Modelsim along with the RTL see is gotten utilizing Xilinx ISE 13.4. Xilinx SPARTAN-6 FPGAs are utilized for combination of proposed plan. Force dissemination of a proposed reconfigurable switch is diminished utilizing Power gating procedure. Complete force is determined by a utilization of XPower Analyzer device. The experimental results are burns-through less force contrasted with the recently planned reconfigurable switches [7]. The designing for a on chip network association the usage of a dynamic reconfigura-tion is the reaction for, chip cost, communication interfaces, excellent of provider, assure flexibility of the affiliation. Proposed designing continuously plan itself in regards to a hardware modules like switches, packet based switch with statistics packet size by means of changing the correspondence situations additionally its requirements at run time. In noc, we're using hexagonal middle manual to similarly broaden the correspondence execution. The proposed design sidesteps the necessities of delivery based totally interconnection plans are often carried out in fairly intensely re-configurable fpga plans. Together with a help of this arrangement we should also gain low lethargy and high records throughput. In this paper we're analyzing theprevious strategies and also processes of dynamic reconfiguration in noc [8]. NoC has been made a correspondence foundation for a some center engineering. NoC are dependent upon clog, which is professed to be maintained a strategic distance from by numerous analysts. Notwithstanding, there is no totally comprehension of blockage in writing, which prevents its answer. Toward this bearing, we initially complete investigation on blockage in this paper. We find that blockage for the most part happens at a bit of hubs in a neighborhood network district. Additionally, nearby clog will essentially diminish framework execution and for the most part sway some specific correspondence sets. At that point we endeavor to settle nearby blockage by tending to various neighborhood area size, in light of Divide-Conquer approach and directing pressing factor. It stays away from blockage in each neighborhood district by continuing to defeat pressing factor of each nearby area least. Utilizing diverse nearby district size will make distinctive routings. Our investigation shows that a nearby district size is firmly related with the directing presentation. At the point when neighborhood district size is 5×55×5 the ideal steering execution of enormous size organization could be achieved [9]. The growing reliance on insightful residences uncovered structures on chip (soc) to a various protection shortcomings and is elevating an continually increasing wide variety of issues. At a equal time,in conjunction with a quick development in achip thickness with tremendous scaling of a feature size, contemporary billion-semiconductor chip plans fa-miliarize extra hardships with accumulating disorder free chips. On this paper, we endorse a fused run time answer to a each security and variation to non-simple di-sappointment of discipline-programmable doorway bunches (fpga)- based totally socs thru modernized imprints, stay checking, adaptable directing, additionally a partial re-configuration maintained through in an in-house-made agency on chip, x-community. Our x-network decreases the volume of required switches in place of ta-king care of segments with higher execution, and even greater essentially, offers extra versatility than standard associations to urge transformation to non-simple unhappiness and security plans. A multiplexed Sir Bernard Law anticipated duplication configuration is used to accelerate the rivest-shamir-adleman computation. Association has been executed and taken a stab at a xilinx virtex-6 fpga progression board. Preliminary outcomes display that whether or not or no longer up to twenty% of a associations in the association are defective, our reconfigurable designing and estimation type out a few manner to path packages round such faults, and bypass on them to their protests in a reasonably low dormancy. Not at all like popular imperfection receptive systems that by means of and large require resource redundancy, our association doesn't purpose simple area or velocity degradation. A aid overhead for a both protection and shortage receptive features is round 10% more inquiry tables [10].

The NoC Architecture expects fundamental part while arranging correspondence structures for a System on Chip . NoC designing to worked on over normal vehicle, shared vehicle plan and also cross bar interconnection plan for a on chip associations. In a huge part of the NoC designing contains cross area, torus or various topographies to design strong switch. Regardless, a huge bit of the plans are fails to work on the Quality of Service, Congestion issues, Chip, cost and on a very basic level arrangement throughput, zone overhead and torpidity. In this paper we are endeavoring to work on the above goals by using hexagonal center point plan for pack turned Network on Chip (PS-NoC). By using Hexagonal center construction in Network, it gives better correspondence between various center points, avoids the obstruct issues, network is sans traffic while sending the packs across the on chip associations.

Our arrangement is dynamically reconfigurable for most of the on chip associations. To design hexagonal center point we are using need encoder and Deterministic XY coordinating computation. Our proposed design further develops the gear complexity in on chip networks [11]. A 2-Dimensional cross segment has a low arrangement complexities with great 9 In shape to a square processor plan which makes them a maximum cherished community on Chip geology this is by and large used even extra robotically for a on-chip cor-respondence of a processor with a multi-cognizance shows. In any case, it has a piece of the fundamental problems, as an instance, close by gridlock which may additionally rise up due to va-rious levels of visitors with different neighbor groups that is a important problem because it fabricates high latency and large electricity utilization for a chip. To overcome the above communicated troubles, we diagnosed a novel plan of 6-neighbor hexagonal move segment topography to executing on a FPGA. The association is made using a verilog hdl language and took a stab at modelsim for the common-sense exactness. The designing made has also been attempted to overcome a section of the crucial frameworks agency problems like gridlock and livelocks. It's far in addition completed and taken a stab at today's Xilinx FPGA like a Atrix 7 and Vertix 6 for a actual execution. Grid topography with a 6-neighbor hexagonal model is completed which has a less district on chip in relationship with a four-neighbor 2nd move section, it's also moreover have a extensively more fruitful interconnect with the between processor which could consequences in a location decline of a 21%, also with a regular strength reduction to 17%, with correspondence area among cover middle on a normal is reduced by means of a 19% This can make a arrangement more suitable when stood out from everyday 2d architecture. [12] Organization on-chip (noc) has gotten quite likely the most famous interconnection models to coordinate multicore framework. Be that as it can, the exhibition, equipment costs, and force utilization of noc are touchy to severa limitations, like geography, the variety and profundity of virtual channels (vcs), guidance calculations, and stream manage units. To music down the excellent of noc answer for diverse packages, a brief with a adaptable noc take a look at device is critical. In this newsletter, we gift a ultrafast discipline programmable door cluster (fpga)- based noc check gadget referred to as srnoc, which can be designed by means of host on laptop. In srnoc, we proposed switch-switch layout and virtual restriction innovation. Transfer-transfer is a layout which makes srnoc guide unpredictable or custom noc geography by way of arranging the noc geography in device. Virtual restrict is a smart configurable virtualization gadget which can store restrict site visitors and make use of the positioned away limit visitors to recreate massive noc in a virtualized mode. By means of making use of a transferswitch design with virtual restriction, srnoc suggests forty five× - 3077× boost up against booksim and keeps up with a comparable degree of undertaking exactness. This check system enjoys 3 primary benefits: 1) designed switch-switch can uphold unpredictable and custom geographies in a nonvirtualized mode; 2) virtual restrict can in addition expand the activity velocity in virtualized mode, correctly; and three) implanted fashions can deliver evaluation of parcel idleness, energy utilization, and temperature dissemination. Because of the transfer-transfer engineering and digital restriction, srnoc can recreate a 30-hub (5 × 6) noc in nonvirtualized mode and 3072-hub (64 × 48) in virtualized mode on a xilinx virtex-7 10 fpga [13]. In this paper Reconfigurable VLSI designing to switch is the rule answer for a correspondence interface nature of a organization go versatility of association, cost of a chip .A proposed configuration dynamically mastermind it self concerning gear modules, for instance, group based switch, switch along with data bundle size by a changing conditions of correspondence with it's need at run time .In a network on chip were using loosened up X Y computation to further develop execution of correspondence. A proposed setup work avoids the stop and data mishap in a manner with a help of this arrangement we can also achieve high Data through put and low inactivity .This paper we be getting a previous strategy also with a approaches of dynamic reconfigurable switch in a network on chip [14].

III. METHODOLOGY FOR A ROUTER DESIGN

Proposed work has a four channels specifically south, west , east ,north ,and also a cross bar switch , This router have sub modules these sub modules are FIFO multiplier cross bar switch, memory and inner rationale . In the previous design they have used digital circuits were a source clock is higher than a destination clock, were they were facing problem at sampling at destination so that there was a loss of data . To over come this problem in our design we are proposing high performance to a parallel interface between a independent clock domains and put together along with a FIFO, in this proposed design FIFO is controlled by a different write and read clock signal & separate input and output ports in FIFIO UNIT also



Fig. 1. Block Diagram



Fig. 2. [Reference 7] Router Architecture



Fig. 3. [Reference 7] Fifo Buffer

FIFO is a shortened form for First In First Out, which portrays how data is supervised near with time or need. For the present circumstance, the principle data that shows up will moreover be the essential data to leave from a social affair of data. A FIFO Buffer is an examined/form memory display that normally keep up with track of the control in which data goes into the module and scrutinizes the data out in a comparable solicitation. In gear FIFO pad is used for the synchronization purposes. It is typical completed as an indirect line, and has a two pointers:

I. Read Address Register /Read Pointer

II. Write Address Register /Write Pointer

Examine with create addresses are from the outset both at a chief memory region and FIFO line is Empty. Exactly when the difference between the read address and make address out of the FIFO pad is comparable to the size of the memory display then the FIFO line is Full.

FIFO can alsobe assigned synchronous or nonconcurrent depending upon the whether a same clock (facilitated) or a different tickers (strange) control the examine and make exercises.

Here electronic circuits supply clock turned into improved than a goal clock there has been shortcoming of a intention to test at a source velocity achieves loss of a statistics to over come the issue appeared by using getting looked after out target clock through supply clock the equal interface among a self – good enough clock are made as well as earliest in, earliest out had been constrained by way of a discrete clock,form with study signal each divert has earliest in, earliest out keeps that shops a information together with multi flexed to control the statistics in addition to yield of a records . Additionally, stack stature of first in first out help is considered as three it recommends it has a four zones with every area can shop a three scrap of a records



Fig. 4. [Reference 7] Memory Array Control Logic

A cradle, likewise also known as cushion memory, it is a part of a PC's memory that is saved as a brief holding place for a information that is being shipped off or gotten from an outer gadget, for example, , console, a hard circle drive or printer. Memory regulators contain a rationale important to peruse and also to keep in touch with a DRAM, in addition to "revive" the DRAM. Without consistent invigorates, DRAM will lose a information kept in to touch with it as capacitors is to release their charge inside a negligible portion of a second In this there are two control thinking .make control thinking is to utilized for make activity out of FIRST IN FIRST OUT inside memory in addition with read action in FIRST IN FIRST OUT inside memory is to constrained by a read control thinking .



Fig. 5. [Reference 7] Multiplexer

In hardware, a multiplexer (or mux; spelled now and then as multiplexor), otherwise called an information selector, is a gadget that chooses between a few simple or advanced info signals and advances the chose contribution to a solitary yield line.

Write operation in FIFO internal memory is control by a write control logic .here use of a binary coded write pointer that points a memory location where a incoming data is written with every write operation write pointer is in incremented by one , similarly read control logic will have a control of read operation after every successful read operation it will be incremented by one

Multiplexer design it is mainly used to multiplex the signal were it will be used for addressing bits to a select one of the several input s to outputs .selector is mainly used to choose a signal Data input and passes it to a multiplexed output. And or invert gate is used to built 4*1multiplexer.

Control switch is also called a cross point switch .which mainly connects multiple output s and multiple inputs .Cross bar which is used in the present work has 5 outputs and 5 inputs which is used to switch data between output port during the working of router function .

A proposed work Xilinx power analyser is used for calculating power after the implementating in xilinix ISE software in the present work Power leakage can also be reduced by using powergating.

IV. RESULT AND DISCUSSION

Table 1:Comparison to a Proposed design with previous Hexagonal NoC [7-Nodes] : [Reference 12]By using a Extended XY Algorithm for a routing NOC Table: 1 parameter can be better . Functional verification can also be done based on reproduction using Modelsim.

DEVICE SPARAN 3E-5		PROPOSED DESIGN		PREVIOUS DESIGN	
PACKAGE :FG320 LOGIC UTILIZATION	AVAILABLE 4656	USED 861	UTILIZATION 18.49%	USED 928	UTILIZATION 19%
NUMBER OF SLICE REGISTERS	9312	1159	12.44%	1223	13%
NUMBER OF SLICE LUTS USED LUT-FF PAIRS	9312	1629	17.49%	1699	18%
NUMBER OF BONDED IOBS NUMBER OF BUFG/BUFGCTRLS	232 24	552 1	237.93% 4%	562 1	242% 4%

V. CONCLUSION

In this paper we undergo inspected about different techniques to reconfigu-rable switch on chip with organizing a modified calculation in the current work with the objectives of low force and elite activity, speed of correspondence and to diminish the force use and which likewise limit the halt and information misfortune in the way.

REFERENCES

1. P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-switched interconnections," Proceedings of the conference on Design, automation and test in Europe -DATE '00, p. 250-256, 2000. [CrossRef]
2. Christophe Bobda, Ali Ahmadinia, "DYNETWORK ON CHIP: a dynamic infrastructure for Communication in dynamically reconfigurable devices", 2005.
3. Ronald Hecht, Stephan Kubisch, Andreas Herrholtz, Dirk Timmermann, "dynamic reconfiguration with hardwired networks-on-chip on future FPGA'S", 2005
4. T. Bjerregaard and S. Mahadevan, "A survey of research and practices of Network-on-chip," ACM Computing Surveys, vol. 38, Jun. 2006 [CrossRef]
5. M. Vestias and H. Neto, "Router design for application specific network-on-chip on reconfigurable systems," Field Program. Logic Appl, vol. 1, pp. 389–394, 2007 [CrossRef]
6. Wang Zhang, Ligang Hou , Jinhui Wang , Shuqin Geng ; Wuchen Wu", Comparison Research between XY and Odd-Even Routing Algorithm of a 2- Dimension 3X3 Mesh Topology Network-on-Chip", Intelligent Systems, 2009. GCIS '09. WRI Global Congress on Volume: 3, 2009 [CrossRef]
7. AmitBhanwala,Mayank Kumar ,YogenderaKumar"FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)"International Conference on Computing, Communication and Automation (ICCCA2015) ISBN:978- 1-4799-8890-7/15/$31.00 ©2015 IEEE 1320
8. 8. Shilpa k Gowda "A Literature Review of On-Chip Network Design with Dynamic Reconfiguration" International Journal of Scientific & Engineering Research, Volume 6, Issue 7, July-2015
9. Minghua Tang ; Xiaola Lin ; Maurizio Palesi "Local Congestion Avoidance in Network-on-Chip"IEEE Transactions on Parallel and Distributed SystemsVolume: 27, Issue: 7, July 1 2016 [CrossRef]
10. Taimour Wehbe;Xiaofang Wang"Secure and Dependable NoC-Connected Systems on an FPGA Chip" IEEE Transactions on Reliability Year: 2016 | Volume: 65, Issue: 4 | Journal Article | Publisher: IEEE [CrossRef]
11. Shilpa K Gowda1 and Dr. Rekha K.R." Performance Analysis of Hexagonal Node Design For Packet-Switched NoC on FPGA"International Journal of Applied Engineering Research 12(13):4004-4008 January 2017
12. . Shilpa K Gowda , Rekha K R and Nataraj K R. "Desıgn And Implementatıon of Novel NOC Archıtecture On FPGA."International Journal of Advanced Research (IJAR)2018
13. Changqing Xu;Yi Liu;Yintang Yang"SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch–Router Architecture" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Year: 2020 | Volume: 39, Issue: 10 | Journal Article | Publisher: IEEE [CrossRef]
14. Geethanjali N, Rekha K.R "Development of an Efficient Router Based on Network on Chip Network" International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-9 Issue-3, January 2020

AUTHORS PROFILE

Geethanjali. N, M tech (ECE) in Dr Ambedkar Institute Of Technology Bangalore , BE (Electronics And Communication) in Dr Ambedkar Institute Of Technology Bangalore , Presently working as assistant professor having an7 years of teaching experience . in Sjb Institute Of Technology Bangalore and also a research scholar currently pursuing my phd in Sjbit Research Center, affiliated to Visveshvaraya Technological University , Belagum Email id: geethanjaligowda167@gmail.com

Dr. Rekha K. R, is currently working as a professor in Department of Electronics and Communication Engineering at S.J.B Institute of Technology, Bangalore. He has around 24 years of teaching experience with industry interactions. She has served the VTU at various levels as BOE member, paper setter, and journal reviewer for IEEE and Springer. She received funds from different funding agencies. He Currently guiding five research scholars in Visvesvaraya Technological University Belgaum. She is a recognized research guide, Ph.D. Thesis evaluator of various universities across the country and an Advisory Committee member for national, international conferences. She is subject expert for faculty recruitment drives at various institutes. Email Id: rekha.sjbit@gmail.com